






N12P-GE Power Up Sequence



N12P-GE Power up Sequence

tINVDD>0
tINV-IFPAB_IOVDD>0
tINV-FBVDDQ>0


Deep S4/S5 off-on Sequence



Deep S4/S5 Sequence

T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)

MS15-UMA Power-ON Sequence




System Power Sequence


T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)
T2: RSMRST# TO EC_PWRBTN# = 110ms (spec:mini 100ms)
T3: MAINON2 TO VRON = 110ms (spec:mini 99ms)
T4: VRON TO EC_PWROK = 10ms (HWPG NEED TO BE HIGH at that time)
T5: MAINON to MAINON2 = 500us
T6: EC_PWROK to UNCOREPWROGOOD = 2ms(Min)
T7: SUS_STAT# to PLTRST# = 60us(Min)
T8: SYS_PWROK to SUS_STAT# = 1ms(Min)
T9: +VCC_CORE to IMVP_PWRGD = 5ms(Max)
T10: VRON to accept SVID command. = 5ms(Max)





Quanta Computer Inc.
PROJECT : ZRJ



Sandy Bridge Processor (CLK,MISC,JTAG) 04





Processor pull-up(CPU)



Sandy Bridge Processor (DDR3)



05



Quanta Computer Inc.
PROJECT : ZRJ

Size	Document Number	Rev
	Sandy Bridge 214	1A
Date:	Saturday, January 22, 2011	Sheet 5 of 41



Sandy Bridge Processor (GRAPHIC POWER)



Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)


07



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




Quanta Computer Inc.

PROJECT : ZRJ

Size	Document Number	Rev
	Sandy Bridge 4/4	1A
Date:	Monday, December 20, 2010	Sheet 7 of 41


Cougar Point (DMI, FDI, PM)

U28C



Cougar Point (LVDS, DDI)


U28D




INT. HDMI

INT. DP

PCH Pull-high/low(CLG)



System PWR_OK(CLG)




On Die DSW VR Enable

High = Enable (Default)

Low = Disable

RTC Circuitry(RTC)


20mils



HDA Bus(CLG)




PCH JTAG Debug (CLG)




PCH Dual SPI (CLG)

MX25L3205DM2I - 126: AKE39FP0Z00


W25X32VSSIG: AKE39ZP0N00



PCH2(CLG)



Cougar Point (HDA, JTAG, SATA)








PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)										
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										



Size	Document Num
Date	Saturday, 30

[illegible]

Cougar Point (GPIO, VSS_NCTF, RSVD)



11



	DGPU_PRSENT# (GPIO68)	SKU_ID1 (GPIO64)	SKU_ID0 (GPIO16)	VGA H/W Signal	Setup Menu	
UMA Only	1	0	0	UMA	Hidden	UMA boot
Discrete Only	0 or 1	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	0	1	0	UMA+GPU	DIS/SG	UMA boot
Optimize (Muxless)	0	1	1	UMA	UMA/SG	UMA boot

0 = GPU power is control by PCH GPIO (Discrete, SG or Optimize)
1 = GPU power is control by H/W (pure Discrete SKU)

GPIO Pull-up/Pull-down(CLG)




SV_SET_UP

High = Strong (Default)

SGPIO



MFG-TEST



Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

FDI TERMINATION VOLTAGE OVERRIDE

Low - Tx, Rx terminated to same voltage

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)



BIOS RECOVERY

High = Disable (Default)


Low = Enable

COUGAR POINT (POWER)

Cougar Point-M (POWER)




U28I





DDR_STD (DDR)


14





CAD Note: All VREF traces should have 10 mil trace width



DDR_RVS(DDR)



CAD Note: All VREF traces should have 10 mil trace width



	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		




Quanta Computer Inc.
PROJECT : ZRJ


Size	Document Number	Rev
	DDRIII SO-DIMM-1	1A
Date:	Saturday, January 22, 2011	Sheet 15 of 41

PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD >2.2A


2200mA
PLACE NEAR BALLS




285 mA




120mA





PCI EXPRESS



GPU RST#





GPU all PWROK







Quanta Computer Inc.
PROJECT : ZRJ


Size	Document Number	Rev
	N12P-GE (PCIE I/F) 1/5	1A
Date:	Saturday, January 22, 2011	Sheet 16 of 41













+1.5V_GPU			
C536	EV@1U/6.3V_4	C80	EV@1U/6.3V_4
C548	EV@1U/6.3V_4	C79	EV@1U/6.3V_4
C535	EV@1U/6.3V_4	C71	EV@1U/6.3V_4
C547	EV@1U/6.3V_4	C97	EV@1U/6.3V_4
C527	EV@1U/6.3V_4	C549	EV@1U/6.3V_4
C528	EV@1U/6.3V_4	C98	EV@1U/6.3V_4
C529	EV@1U/6.3V_4	C54	EV@1U/6.3V_4
C52	EV@1U/6.3V_4		
C531	EV@0.1U/10V_4	C55	EV@0.1U/10V_4
C532	EV@0.1U/10V_4	C58	EV@0.1U/10V_4
C533	EV@0.1U/10V_4	C50	EV@0.1U/10V_4
C534	EV@0.1U/10V_4	C51	EV@0.1U/10V_4

+1.5V_GPU			
C550	EV@1U/6.3V_4	C552	EV@1U/6.3V_4
C551	EV@1U/6.3V_4	C553	EV@1U/6.3V_4
C554	EV@1U/6.3V_4	C555	EV@1U/6.3V_4
C541	EV@1U/6.3V_4	C540	EV@1U/6.3V_4

+1.5V_GPU			
C101	EV@1U/6.3V_4	C100	EV@1U/6.3V_4
C99	EV@1U/6.3V_4	C102	EV@1U/6.3V_4
C47	EV@1U/6.3V_4	C48	EV@1U/6.3V_4
C56	EV@1U/6.3V_4		
C61	EV@0.1U/10V_4	C59	EV@0.1U/10V_4
C58	EV@0.1U/10V_4	C57	EV@0.1U/10V_4



	EV@	IV@
SP@	500 ohm	680 ohm


[18]	HDMICLK-		HDMICLK-	C680		EV@0.1U/10V 4	TXC HDMI-
[18]	HDMICLK+		HDMICLK+	C681		EV@0.1U/10V 4	TXC HDMI+
[18]	HDMITX0N		HDMITX0N	C682		EV@0.1U/10V 4	TX0 HDMI-
[18]	HDMITX0P		HDMITX0P	C683		EV@0.1U/10V 4	TX0 HDMI+
[18]	HDMITX1N		HDMITX1N	C685		EV@0.1U/10V 4	TX1 HDMI-
[18]	HDMITX1P		HDMITX1P	C686		EV@0.1U/10V 4	TX1 HDMI+
[18]	HDMITX2N		HDMITX2N	C687		EV@0.1U/10V 4	TX2 HDMI-
[18]	HDMITX2P		HDMITX2P	C688		EV@0.1U/10V 4	TX2 HDMI+
[18]	HDMI_SDA		HDMI_SDA	R505		EV@0 4	HDMI_SDA_R
[18]	HDMI_SCL		HDMI_SCL	R494		EV@0 4	HDMI_SCL_R

**PLACE AC CAP
CLOSE TO CONNECTOR**


The diagram shows the INT_HDMI connector with the following connections and components:

- INT_HDMI_TXCN** (Pin 1) connects to **C356** (100nF capacitor) and **IV@0.1U/10V 4** (TVS diode).
- INT_HDMI_TXCP** (Pin 2) connects to **C362** (100nF capacitor) and **IV@0.1U/10V 4** (TVS diode).
- INT_HDMI_TXDN0** (Pin 3) connects to **C363** (100nF capacitor) and **IV@0.1U/10V 4** (TVS diode).
- INT_HDMI_TXDP0** (Pin 4) connects to **C370** (100nF capacitor) and **IV@0.1U/10V 4** (TVS diode).
- INT_HDMI_TXDN1** (Pin 5) connects to **C371** (100nF capacitor) and **IV@0.1U/10V 4** (TVS diode).
- INT_HDMI_TXDP1** (Pin 6) connects to **C373** (100nF capacitor) and **IV@0.1U/10V 4** (TVS diode).
- INT_HDMI_TXDN2** (Pin 7) connects to **C374** (100nF capacitor) and **IV@0.1U/10V 4** (TVS diode).
- INT_HDMI_TXDP2** (Pin 8) connects to **C377** (100nF capacitor) and **IV@0.1U/10V 4** (TVS diode).
- INT_HDMI_SDA** (Pin 9) connects to **R504** (10k resistor) and **IV@0 4** (TVS diode).
- INT_HDMI_SCL** (Pin 10) connects to **R497** (10k resistor) and **IV@0 4** (TVS diode).


Additional components shown include **R503** (10k resistor) and **R493** (10k resistor) connected to **IV@2.2K 4** (TVS diode), which is then connected to **+3V0**.




EMI




For DIS Only




HDMI CONN




CRT Switch




CRT




LVDS Switch




LVDS





LCD Power




Backlight Control








RJ45(LAN)










MINI CARD (WLAN) H=7


26




Mini Card2-3G(MNC) H=9





ODD (SATA)



ODD Power (SATA)



2.5" SATA HDD






Quanta Computer Inc.


PROJECT : ZRJ

Size	Document Number	Rev
	HDD/ HOLE	1A
Date:	Saturday, January 22, 2011	Sheet 27 of 41


CODEC (ADO) CONEXANT CX20584





Speaker




INT MIC



HP/SPDIF




MIC




Quanta Computer Inc.
PROJECT : ZRJ

Size	Document Number	Rev
	CODEC CX20584	1A
Date:	Saturday, January 22, 2011	Sheet 28 of 41

<MMC>










<MMC>



20

USB 2.0 (BTB)

30



BT NUT




Quanta Computer Inc.


PROJECT : ZRJ

Size	Document Number	Rev
	USB2.0 Board (Dual Way)	1A
Date:	Monday, January 24, 2011	Sheet 30 of 41


TouchPad (TPD)




Bluetooth (BTM)




Keyboard (KBC)




LEDs (UIF)





FAN (THM)





Finger-Printer CONN.















Quanta Computer Inc.
PROJECT : ZRJ

Size	Document Number	Rev
	+PCH&VTT (RT8238A)	1A
Date:	Saturday, January 22, 2011	Sheet 36 of 41

+0.75V_DDR_VTT
0.75 Volt +/- 5%
TDC : 0.75A
PEAK : 1A
Width : 40mil

SMDDR_VREF
0.75 Volt +/- 5%
TDC : 0.375A
PEAK : 0.5A
Width : 10mil




$$V_{out} = (PR_{150}/PR_{149}) \times 0.75 + 0.75$$

L(ripple current)

$$= (9 - 1.5) \cdot 1.5 / (2.2 \mu \cdot 400 \text{ k} \cdot 9)$$



$$\sim 1.42 \text{ A}$$

Vtrip= (15-0.71)*4.3mohm=0.06145V
RILIM=Vtrip/10u=6.144K




	S3	S5	+1.5V_SUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (main on off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF


VID0	VID1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V



Quanta Computer Inc.
PROJECT : ZRJ



Thermal protection



For EC control thermal protection (output 3.3V)



Quanta Computer Inc.

PROJECT : ZRJ

Thermal protect

Size	Document Number	Rev 1A
Date: Saturday, January 22, 2011	Sheet 41 of 41	

[illegible]

www.s-manuals.com